

10/039126

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,784,476 B2
DATED : August 31, 2004
INVENTOR(S) : Kim et al.

Page 1 of 6

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title page

Title page illustrating figure(s) should be deleted, and substituted therefore, the title page illustrating figure(s). (attached)

Drawings

Delete drawing sheets 4, 8, 9 & 19, and substitute therefore, drawing sheets 4, 8, 9 & 19. (attached)

Column 9,

Line 64, delete "gale" and insert -- gate --.

Signed and Sealed this

Fifth Day of April, 2005

A handwritten signature in black ink, appearing to read "Jon W. Dudas". The signature is stylized with a large, looping initial "J" and a distinct "D".

JON W. DUDAS
Director of the United States Patent and Trademark Office

(12) **United States Patent**
Kim et al.

(10) Patent No.: **US 6,784,476 B2**
(45) Date of Patent: **Aug. 31, 2004**

(54) **SEMICONDUCTOR DEVICE HAVING A FLASH MEMORY CELL AND FABRICATION METHOD THEREOF**

(75) Inventors: Dong-Jun Kim, Kyunggi-do (KR);
Jin-Ho Kim, San Jose, CA (US);
Yong-Kyu Lee, Kyunggi-do (KR);
Min-Soo Cho, Kyunggi-do (KR);
Eul-Youl Ryu, Daejeon-shi (KR)

(73) Assignee: Samsung Electronics Co., Ltd. (KR)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/039,126

(22) Filed: Jan. 3, 2002

(65) **Prior Publication Data**

US 2002/0100926 A1 Aug. 1, 2002

(30) **Foreign Application Priority Data**

Jan. 31, 2001 (KR) 2001-04588

(51) Int. Cl.⁷ H01L 27/108; H01L 29/76;
H01L 29/94; H01L 31/119

(52) U.S. Cl. 257/296; 257/314

(58) Field of Search 257/296, 311,
257/315, 316, 314, 319, 320, 318, 336,
344, 408, 549, 550

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,558,344 A 12/1985 Perlegos 357/59
4,698,787 A 10/1987 Mukherjee et al. 365/185
4,783,766 A 11/1988 Samachisa et al. 365/185

4,794,565 A 12/1988 Wu et al. 365/185
4,851,365 A 7/1989 Jeuch 438/257
4,852,062 A 7/1989 Baker et al. 365/185.15
5,073,513 A 2/1991 Lee 438/267
5,120,672 A 6/1992 Mitchell et al. 438/261
5,280,446 A 1/1994 Ma et al. 365/185
5,455,792 A * 10/1995 Yi 365/185.12
5,498,558 A 3/1996 Kapoor 437/43
5,930,631 A 7/1999 Wang et al. 438/286
6,043,530 A * 3/2000 Chang 257/320
6,101,131 A * 8/2000 Chang 365/185.33
6,125,060 A * 9/2000 Chang 365/185.29
6,177,315 B1 * 1/2001 Bergemont et al. 438/258
6,232,185 B1 * 5/2001 Wang 438/266
6,291,297 B1 9/2001 Chen 438/265
6,433,382 B1 * 8/2002 Orłowski et al. 257/315
6,459,121 B1 * 10/2002 Sakamoto et al. 257/315
6,583,009 B1 6/2003 Hui et al. 438/264

OTHER PUBLICATIONS

Watanabe, et al., 1998 IEDM Technical Digest, p. 975, "Novel 0.44 μ m 2 Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application".

* cited by examiner

Primary Examiner—David Nhu

(74) Attorney, Agent, or Firm—Mills & Onello, LLP

(57) **ABSTRACT**

In a non-volatile semiconductor memory device and a fabrication method thereof, a charge storage layer is formed on a substrate. A control gate layer is formed on the charge storage layer. A gate mask having a spacer-shape is formed on the control gate layer. The charge storage layer and the control gate layer are removed using the gate mask as protection to form a control gate and a charge storage region.

15 Claims, 19 Drawing Sheets





Fig. 5





Fig. 6



U.S. Patent

Aug 31, 2004

Sheet 8 of 19

6,784,476 B2



Fig. 7G**Fig. 7H**

Fig. 7I





Fig. 7J



U.S. Patent

Aug 31, 2004

Sheet 19 of 19

6,784,476 B2

Fig. 9I




Fig. 9J

